4 days ago on topjobs.ch

IC DFT Engineer

u-blox AG

  • Work region
  • Sector
  • Employment type
  • Position


  • No documents have been added yet.
  • {{ file.error | translate }}

  • {{ 'labels-general.form.attachments.documents' | translate:"{ 'count': queueLength() }" }} - {{ totalSize() | formatFileSize }}

    These documents exceed the allowed maximum of 7 Mb

* Mandatory field

Swiss-based u-blox (SIX:UBXN) is the global leader in wireless and positioning semiconductors for the automotive, industrial and consumer markets. Our solutions enable people, vehicles and machines to locate their exact position and wirelessly communicate via voice, text or video. With a broad portfolio of chips, modules and software solutions, u-blox is uniquely positioned to allow OEMs to develop innovative solutions that enable mobility quickly and cost-effectively. With headquarters in Thalwil, Switzerland, u-blox is globally present with offices in Europe, Asia and the USA.

IC DFT Engineer

As an IC DFT Engineer, you will be responsible for ensuring optimal chip testability at die and package level. Furthermore you will be responsible for defining and integrating proper DFT architecture (including blocks, BISTs, TAP controllers) and also for scan insertion, pattern generation and pattern debugging. In addition you will support quality department with failure mode and RMA analysis.


  • Writing DFT specification
  • Design/integrate DFT structures as required
  • Responsible for SCAN insertion and pattern generation
  • Verification/validation of developed blocks
  • Ensure readiness for production
  • Writing DFT related SDC constraints
  • Support failure analysis
  • Support test program development
  • Support in defining tester/load boards requirements
  • Master’s Degree in Electrical Engineering or equivalent
  • Minimum 5 year experience in DFT: knowledge about industrial standards and practices in DFT, including ATPG, JTAG, MBIST, LBIST and trade-offs between test quality and test time.
  • Experience in debugging ATPG patterns, Compressed ATPG patterns, MBIST, LBIST and JTAG related issues.
  • Experience with STA constraints development and analysis for DFT modes and SDF simulations
  • Used to work independently and precisely
  • Good communications skills
  • Fluent in English
  • Swiss- or EU-citizen or valid work permit for Switzerland